Abstract--Decision diagrams provide compact representations for discrete functions. There are some functions for which binary decision diagrams reach exponential size. Presented here is a method of representing Boolean functions as multiple partial decision diagrams.
I. INTRODUCTION inary decision diagrams provide compact representation
B for discrete functions. [3, 51 For this reason, these diagrams have seen extensive use in VLSI CAD. For some functions however, the binary decision diagram representation grows exponentially large with respect to the number of inputs.
Partial binary decision diagrams have been studied in other works as a method of determining an efficient variable ordering for binary decision diagram construction [6, 8, 7] . Presented here is a technique for partitioning a binary decision diagram into multiple binary decision diagrams each representing a subset of the information contained by the complete binary decision diagram for the function.
The organization of this paper is as follows. Part I1 discusses background information pertaining to the construction and implementation of binary decision diagrams. Part 111 explains and illustrates partial binary decision diagrams. Part IV presents experimental results for benchmark circuits represented as multiple partial binary decision diagrams. Part V provides concluding remarks on the work presented and discusses future work.
BACKGROUND
A binary decision diagram (BDD) is a directed acyclic graph, G = (q E). Every BDD has two different types of vertices, terminal vertices and non-terminal vertices. The terminal vertices represent the Boolean values, 0 and 1, while the non-terminal vertices represent variables of the function represented by the BDD. Each non-terminal vertex has exactly two outgoing edges, one of which is labeled by the Boolean constant 1 (or then) and the other by the Boolean constant 0 (or else). The graph begins at a single non-terminal node, known as the root, which has no incoming edges. Two very important properties that a BDD may have are to be ordered and to be reduced. These properties allow a BDD representation to be canonical for a given variable ordering. An ordered BDD is one in which each variable is encountered no more than once in any path and always in the same order along each path. A reduced BDD observes the following two properties. First, there are no redundant nodes in which both of the two edges leaving the node point to the same next node present within the graph. If such a node exists it is removed and the incoming edges redirected to the following node. Second, isomorphic subgraphs are shared, that is, if two nodes point to identical subgraphs, rather than repeat both subgraphs, the two nodes point to the same subgraph. A BDD that is both ordered and reduced is called a reduced ordered binary decision diagram (ROBDD). In this paper all references to BDDs shall imply ROBDDs. A BDD for the function,f= xy + z, is shown in Figure 1 . All two variable Boolean operators can be implemented as an ITE expression as shown in Table 1 . An example of pseudocode for ITE is shown in Figure 2 . While BDDs are compact representations for many functions, they can reach exponential size in regard to the number of inputs for some functions. There are several reasons why this occurs. One of the reasons is that a bad ordering was chosen for the variables when the BDD was created. Finding the best ordering for the variables during BDD creation has been proven to be NP-complete.
[2] Therefore although heuristic techniques are used, exponential sizes can still occur. Another reason is that there exist circuits, such as multipliers, for which the BDD will always reach exponential size. Figure 3 . Note that the multiple constant terminals shown were added to simplifL the illustration. In the actual BDDs only two constant nodes are present.
Generation of the pBDDs is achieved by modifLing the code implementing the ITE function that is used during diagram creation and additionally by restricting the number of nodes created. By altering these modifications it is possible to create several pBDDs each representing a portion of the functionality of the circuit.
Iv. EXPERIMENTAL RESULTS
Experimental results presented here have been computed on a SUN Ultra IO. The modifications to the ITE algorithm have been implemented using the Colorado University Decision Diagram (CUDD) package.
[9] The CUDD ITE functions are highly optimized and six separate locations were chosen within the code at which to make the modifications, producing six distinct pBDDs for each circuit.
In all over one hundred benchmark circuits were tested using the modified code. Table 11 . provides a summary of the results obtained for several benchmark circuits using the modified ITE code. These circuits were chosen for inclusion in Table I1 based upon the number of nodes in the complete BDD, selecting those circuits with over 500 nodes. The column labeled BDD shows the number of nodes resulting if the circuit was built completely, while each subsequent column shows the results &om a different modification to the ITE algorithm during diagram creation.
v. CONCLUSION A review of BDD construction and implementation techniques was presented. Two possible reasons why a BDD might reach exponential size were discussed as motivation for the present work. A method for creating pBDDs was described in which each pBDD created represents a portion of the functionality of a circuit. This method redirects a portion of the functionality of the circuit to a third terminal node, U. Experimental results were shown for several circuits represented as multiple pBDDs.
Future work will involve improving the modifications to the ITE algorithm to decrease the overlap among the pBDDs and to prevent those occasions in which the altered ITE algorithm code actually generates a pBDD larger than the original complete BDD. The optimal solution would be to have a few small pBDDs that are capable of forming a disjoint set completely representing the functionality of the circuit. 
